

International Journal of Computer Science and Mobile Computing

A Monthly Journal of Computer Science and Information Technology

ISSN 2320-088X

IJCSMC, Vol. 3, Issue. 3, March 2014, pg.161 – 168

RESEARCH ARTICLE



A NOVEL DESIGN OF REVERSIBLE FLOATING POINT ADDER ARCHITECTURE

N. Keerthika¹, Mr. M.Rajmohan²

¹M. Tech. Scholar, Department of Electronic and Communication
Hindustan University, Chennai, Tamilnadu, India
knkeerthikanatarajan@gmail.com

²Assistant Professor, Department of Electronic and Communication
Hindustan University, Chennai, Tamilnadu, India
mrajmohan@hindustanuniv.ac.in

Abstract — This project revolves around the design and implementation of floating point adder architecture using reversible logic to improve the design in terms of the number of garbage outputs and the number of gates used. In recent years, reversible logic has emerged as a promising technology having its applications in low power CMOS, quantum computing, nanotechnology and optical computing because of its zero power dissipation under ideal conditions. In this paper, the reversible logic closely follows the IEEE754 specification for binary Floating point adder architecture is done so as to minimize the number of gates used and their garbage outputs. The existing and the proposed floating point adder architectures are designed using Verilog and simulated using Xilinx ISE 9.1 tool.

Keywords— Reversible Gate, Garbage Outputs, Constant inputs, Quantum Cost

1. INTRODUCTION

In modern VLSI systems, power dissipation is very high due to rapid switching of internal signals. It has been shown that for every bit of information lost in irreversible logic computations, $kT \cdot \log_2$ joules of heat energy

is generated, where k is Boltzmann's constant and T is the absolute temperature at which computation is performed. But this power dissipation can be avoided if the circuit is made reversible by using reversible gates in place of conventional logic gates. A reversible circuit is one in which the inputs can be reproduced from the outputs and vice versa. A gate is considered to be reversible only if for each distinct input there is a distinct output assignment. The inputs to reversible gates can be uniquely determined from its outputs. A reversible logic gate must have the same number of inputs and outputs. A reversible gate is balanced, i.e. the outputs are 1s for exactly half of the inputs. A circuit without constants on its inputs and composed of reversible gates realizes only balanced functions. It can realize non balanced functions only with garbage outputs. Garbage outputs are those outputs that are not used as inputs to other circuit blocks. Some of the major problems with reversible logic synthesis are that fan outs cannot be used, and also feedback from gate outputs to inputs is not permitted [3]. Reversible gates have applications in Nuclear Magnetic Resonance (NMR), quantum computation, Quantum dot Cellular Automata (QCA), and optical computing. The most prominent application of reversible logic lies in quantum computers. A quantum computer will be viewed as a quantum network (or a family of quantum networks) composed of quantum logic gates. The main objective of this project is to design and implement a floating point adder architecture such that,

- Minimum number of gates are used for implementation
- The number of garbage outputs are restricted to as few as possible
- Minimum number of constant inputs are used

Following are the need of reversible circuits:

- To reduce the amount of heat dissipation due to information loss in irreversible circuits, reversible circuits are used.
- Reversible logic circuits are in demand for high speed power efficient circuits and are needed to recover the state of inputs from outputs.
- Reversible computing will lead to improvement in energy efficiency which will eventually affect the speed of most computing applications.
- To increase the portability of devices again reversible computing is required [4].

2. DIFFERENT TYPES OF REVERSIBLE LOGIC GATES

2.1 Not Gate

The simplest reversible gate is the NOT gate and it is a 1×1 gate. This NOT Gate has a Quantum Cost of zero and is as shown in Fig 1.



Fig.1: NOT Gate

2.2 Peres Gate

The Peres gate is a 3*3 reversible gate having inputs (A, B, C) mapped to outputs ($P = A$, $Q = A \wedge B$, $R = (A * B) \wedge C$). This gate has a Quantum cost of 4 and is as shown in Fig 5.




Fig.2: Peres Gate

2.3 Fredkin Gate

The Fredkin gate is a reversible 3*3 gate that maps the inputs (A, B, C) to the outputs ($P=A$, $Q=A'B^AC$, $R=A'C^AB$). This gate has a Quantum cost of 5 and is as shown in Fig 6.




Fig.3: Fredkin Gate

2.4 HNG Gate

The HNG gate is a reversible 4*4 gate that has mapping inputs (A,B,C,D) to the outputs is ($P=A$, $Q=B$, $R=A \oplus B \oplus C$, $S=(A \oplus B).C \oplus AB \oplus D$). This gate has a quantum cost of 13 and is as shown in Fig 6.




Fig.4: HNG Gate

3. EXISTING METHOD

In the existing method, a Floating point adder architecture was implemented using Feynman, Toffoli, HNG, Peres and Fredkin gates. The designed Floating point adder architecture Block diagram is shown in figure 3.3. In this circuit, Reversible full adder circuits are used to construct a reversible Floating point adder architecture. In this architecture used IEEE754 specification. Using floating-point numbers garbles the results of these operations, due to a round-off error propagation. At the end of the computation, the result can be totally different of the expected result. In this architecture contains the reversible full subtractor circuit also to designed a Conditional Swap unit. Each of the full subtractor circuit produces the garbage outputs and therefore the total garbage output generated from the conditional swap is 19.

Here, the full subtractor is realized using (HNG) and Fredkin Gates. where the Conditional swap has a Quantum Cost is 238. In this implementation, a reversible full subtractor is implemented using two gates. So each full subtractor consists of four gates and its Quantum Cost amounts to 238. Fig 8 shows the full subtractor circuit.




Fig.7:Conditional swap unit, A Combination Of HNG And Fredkin Gates

After the sign-magnitude to two's complement conversion, the addition is done by a reversible adder which is constructed from 27 RFA (Reversible Full Adder) gates and one RHA (Reversible Half Adder) gate in Fig :8




Fig. 8: Reversible Half Adder

The Reversible design requires regular repetition and interconnection of a primitive reversible cell design. The quantum implementation and block diagram of our proposed reversible leading zero counter (RLZC) it shows the fig:3.9 using an eight bit example—how multiple copies of the RLZC are interconnected to create the full reversible leading zero counter unit (RLZCU) that asynchronously produces the shift amount. For an n bit input operand, an $(n=2k, k)$ reversible leading zero counter unit (RLZCU) requires $n-1$ RLZCs and $n-k-1$ Feynman gates for wire fan-out. After the addition, the result may have a number of leading zero bits or have one more bit with value of one at the most significant bit (MSB). The normalization is needed to adjust the result so that it conforms to the floating-point number format. In normalization, if a shift is required, it is either a one place right shift or a multiple place left shift. If the MSB has a value of one, one place of right shift takes place and the 8-bit exponent is passed through a reversible conditional increment unit. Otherwise, one or several places of left shift is needed in conjunction with a corresponding decrement of the 8-bit exponent

4. PROPOSED METHOD

The proposed method revolves around the design of a Floating point adder architecture using reversible logic gates such as Fredkin gate (FRG) , Feynman (FG) gates and Peres gate (PG).In this architecture included the Barrel shifter. A barrel shifter receives an n -bit input data value along with k -bit shift value and will produce an n -bit shifted result, The shift value can be either positive or negative and can be coded into 2's or 1's complement coding. Positive and negative shift values indicate unidirectional and bidirectional shifter/rotator respectively.




Fig.11: Floating point Adder Architecture

5. RESULTS AND OBSERVATIONS




Fig.12: Waveform For Proposed Method

The following table shows Floating point adder architecture and proposed method in terms of the number of quantum costs and their garbage outputs.

TABLE.1: Proposed Reversible Floating point adder architecture Decomposed method

Floating point Adder	Number of Quantum costs	Number of Garbage outputs
Conditional Swap	234	18
Alignment	425	2260
Addition	165	55
Conversion	413	85
Normalization	2008	498
Rounding	0	9

From the above table, it can be seen that in the Proposed Floating Point Adder Architecture is used which is the exact half of that used in the Existing method.

6. CONCLUSION AND FUTURE WORK

Thus the Proposed method was designed and was found to be more efficient than the Existing method in terms of the number of gates used in the circuit. The Proposed method can be used to realize more complex circuits.

REFERENCES

- [1] R. Landauer, "Irreversibility and heat generation in the computational process," *IBM Journal of Research and Development*, 5, pp. 183-191, 1961.
- [2] A. Malik, Seok-Bum Ko, "Effective implementation of Reversible floating-point adder using pipelined LOP in FPGAs," *Electrical and Computer Engineering*, 2005. *Canadian Conference on*, vol., no., pp.706-709, 1-4 May 2005.
- [3] H. Thapliyal, A.P. Vinod, "Transistor Realization of Reversible TSG Gate and reversible Adder Architectures," *Circuits and Systems*, 2006. *APCCAS 2006. IEEE Asia Pacific Conference on*, vol., no., pp.418-421, 4-7 Dec. 2006.
- [4] S. Gorgin, A. Kaivani, "Reversible Barrel Shifters," *Computer Systems and Applications*, 2007. *AICCSA '07. IEEE/ACS International Conference on*, vol., no., pp.479-483, 13-16 May 2007.

- [5] M. Haghparast, S. Jassbi, K. Navi, and O. Hashemipour, "Design of a novel reversible adder circuit using HNG gate in nanotechnology," *World Applied Sciences Journal*, vol. 3, no. 6, pp. 974–978, 2008.
- [6] "IEEE Standard for Floating-Point Arithmetic," IEEE Std 754-2008, vol., no., pp.1-58, Aug. 29 2008.
- [7] M. Nachtigal, H. Thapliyal, N. Ranganathan, "Design of a reversible single precision floating point multiplier based on decomposition, 2010 10th IEEE Conference on Nanotechnology, pp.233-237, 2010.
- [8] M. Haghparast, K. Navi, "A novel reversible BCD adder for nanotechnology based systems," *American Journal of Applied Sciences*, v.5, issue 3, pp.282-288.
- [9] S. Kotiyal, H. Thapliyal, N. Ranganathan, "Design of A ternary barrel shifter using multiple-valued reversible logic," *Nanotechnology 2010 10th IEEE Conference on*, vol., no., pp.11, 17-20 Aug. 2010.
- [11] N.M. Nayeem, M.A. Hossain, L. Jamal, H.M.H. Babu, "Efficient Design of Shift Registers Using Reversible Logic," *2009 International Conference on Signal Processing Systems*, vol., no., pp.474-478, 15- 17 May 2009.
- [12] S. Gorgin, A. Kaivani, "Reversible Barrel Shifters," *Computer Systems and Applications, 2007. AICCSA '07. IEEE/ACS International Conference on*, vol., no., pp.479-483, 13-16 May 2007.
- [13] I. Hashmi, H.M.H. Babu, "An Efficient Design of a Reversible Barrel Shifter," *VLSI Design, 2010. VLSID '10. 23rd International Conference on*, vol., no., pp.93-98, 3-7 Jan. 2010.
- [14] S. Kotiyal, H. Thapliyal, N. Ranganathan, "Design of A ternary barrel shifter using multiple-valued reversible logic," *Nanotechnology (IEEE-NANO), 2010 10th IEEE Conference on*, vol., no., pp.1104- 1108, 17-20 Aug. 2010.