



# Performance Analysis of Dual Tail Comparator for Low Power Applications

P. Raja Sekara Pandian<sup>1</sup>, Mr. M. Krishnamurthy<sup>2</sup>

<sup>1</sup>Department of ECE, PSNA CET, India

<sup>2</sup>Department of ECE, PSNA CET, India

<sup>1</sup>prsraraj@gmail.com, <sup>2</sup>k\_murthym@yahoo.co.in

---

**Abstract**— *The dynamic regenerative comparators are used in analog to digital converters to reduce the power consumption, area and to increase the speed so it is necessary to design low power dynamic comparator for designing low power ADC. In this project, an analysis on the delay of the dynamic comparators is presented. From the analysis, an intuition about the main contributors to the comparator delay and the tradeoffs in dynamic comparator design are found. Based on that analysis, a new dynamic comparator is proposed, where the circuit of an existing double tail comparator is modified for low-power and fast operation even in small supply voltages. Without complicating the design and by adding few transistors, the positive feedback during the regeneration is strengthened, which results in remarkably reduced delay time. Post-layout simulation results in a 0.18- $\mu\text{m}$  CMOS technology confirm the analysis results. It is shown that in the proposed dynamic comparator both the power consumption and delay time are significantly reduced.*

**Keywords**— *Double-tail comparator; dynamic clocked comparator; high-speed analog-to-digital converters (ADCs); low-power analog design*

---

## I. INTRODUCTION

A Comparator is one of the fundamental building blocks in most analog-to digital converters. Comparator is a circuit with two input terminals i.e. inverting and non inverting. a standard voltage known as reference voltage  $V_{\text{ref}}$  is connected to either inverting or non-inverting terminal. When it is connected to inverting terminal the input voltage  $V_{\text{in}}$  to compare is connected to non-inverting terminal or vice versa.

When the  $V_{\text{ref}} = 0$  and it is connected to inverting terminal, then the circuit is called as inverting zero reference comparator. When it is connected to non inverting terminal, the circuit is called as non-inverting zero reference comparator. When the  $V_{\text{ref}} > 0$  and it is connected to inverting terminal, the circuit is called as inverting non-zero reference comparator. When it is connected to non-inverting terminal, the circuit is called as non-inverting non-zero reference comparator.





#### IV. SIMULATION SCREENSHOTS

In this paper a low power dual tail comparator was designed using tanner and its performance was compared with the existing dual tail comparator. The existing comparator designed using tanner is as shown below.




Fig.3 Existing comparator diagram

The power and delay report as well as the output waveform for the above circuit is as shown below.




Fig.4 power and delay report




Fig.5 Output waveforms

The proposed dual tail converter designed using tanner is as shown below.




Fig.6 Proposed low power dual tail comparator diagram

The power and delay report as well as the output waveform for the above circuit is as shown below.




Fig.7 power and delay report




Fig.8 Output waveforms

The power and delay report obtained shows that the average power consumption of the existing comparator was  $12\mu\text{W}$ . Then a low power dual tail comparator was designed by adding some additional transistors to the existing design and the design was simulated. The power and delay report obtained shows that the average power consumption of the designed comparator was  $9.5\mu\text{W}$ .

| Process  | Power                           |
|----------|---------------------------------|
| Existing | $1.29*10^{-5} = 12\mu\text{W}$  |
| Proposed | $0.95*10^{-5} = 9.5\mu\text{W}$ |

## V. CONCLUSIONS

In this paper a low power dual tail comparator is proposed and the proposed comparator circuit is simulated in tanner. In order to measure the efficiency of the proposed dual tail comparator the results are compared with the existing dual tail comparator. The results show that there is a reduction in power consumption of the proposed comparator. The future work involves using Low-Power High-Speed Flip Flops (LPHSFF) in the comparator design. This technique is based on CMOS multi-threshold voltage to reduce the number of transistors so that the area of the circuit can be minimized and also to save power dissipation thereby it increases the speed of operation of the circuits.

## REFERENCES

- [1] B. Goll and H. Zimmermann, "A comparator with a modified latch for low- supply-voltage operation" IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 11, pp. 810–814, Nov. 2009.
- [2] Pierluigi Nuzzo and Geert Van der Plas, "Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures" IEEE transactions on circuits and systems, VOL. 55, NO. 6, July 2008.
- [3] Pedro M. Figueiredo, João C. Vital, "Kickback Noise Reduction Techniques for CMOS Latched Comparators," IEEE transactions on circuits and systems—ii: express briefs, VOL. 53, NO. 7, July 2006.
- [4] Christoph Sandner, Martin Clara, "A Low-Power Flash-ADC in Digital CMOS," Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'05)
- [5] Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator Samaneh Babayan-Mashhadi, Student Member, IEEE, and Reza Lotfi, Member, IEEE.