Available Online at <u>www.ijcsmc.com</u>

International Journal of Computer Science and Mobile Computing

A Monthly Journal of Computer Science and Information Technology



ISSN 2320–088X

IJCSMC, Vol. 3, Issue. 1, January 2014, pg.37 – 41

RESEARCH ARTICLE

DESIGN OF LOW POWER / HIGH SPEED MULTIPLIER USING SPURIOUS POWER SUPPRESSION TECHNIQUE (SPST)

G. Sasi

Lecturer, Department of ECE, PSNA college of Engineering and Technology, Kothandaraman Nagar, Dindigul, 624 622, Tamil Nadu, India Shasiece14@gmail.com

Abstract — This project provides the experience of applying an advanced version of Spurious Power Suppression Technique (SPST) on multipliers for high speed and low power purposes. When a portion of data does not affect the final computing results, the data controlling circuits of SPST latch this portion to avoid useless data transition occurring inside the arithmetic units, so that the useless spurious signals of arithmetic units are filter out. Modified Booth Algorithm is used in this project for multiplication which reduces the number of partial product to n/2. To filter out the useless switching power, there are two approaches, i.e using registers and using AND gates, to assert the data signals of multipliers after data transition. The simulation result shows that the SPST implementation with AND gates owns an extremely high flexibility on adjusting the data asserting time which not only facilitates the robustness of SPST but also leads to a speed improvement and power reduction

Index Terms—SPST; Low Power Design; Modified Booth; FPGA; Verilog HDL

Full Text: http://www.ijcsmc.com/docs/papers/January2014/V3I1201406.pdf