



RESEARCH ARTICLE

**MULTIPLE FAULT DIAGNOSIS FOR HIGH SPEED
HYBRID MEMORY ARCHITECTURE**

Ms. B. Kamala Soundari¹, Ms. M. Praveena²

¹Assistant Professor, Department of Electronics and Communication,
PSNA College of Engineering & Technology, India

²Assistant Professor, Department of Electronics and Communication,
PSNA College of Engineering & Technology, India

¹ kamalasoundari@gmail.com; ² praveenabe88@gmail.com

Abstract— This paper presents a built-in self-test (BIST)-based scheme for fault diagnosis that can be used to identify permanent failures and automatic correction in all memories & circuits. The proposed approach offers a simple test flow and does not require intensive interactions between a BIST controller and a tester. The scheme rests on partitioning of rows and columns of the memory array by employing low cost test logic. It is designed to meet requirements of at-speed test thus enabling detection of timing defects.

Key Terms: - Built-in self-test (BIST); deterministic partitioning; discrete logarithms; embedded read-only memory; fault diagnosis

Full Text: <http://www.ijcsmc.com/docs/papers/May2013/V2I5201322.pdf>