**Available Online at www.ijcsmc.com**

**International Journal of Computer Science and Mobile Computing**

**A Monthly Journal of Computer Science and Information Technology**

**ISSN 2320–088X**

***IJCSMC, Vol. 3, Issue. 9, September 2014, pg.801 – 806***

**RESEARCH ARTICLE**

# Dynamic Voltage and Frequency Scheduling For Mobile Devices

**R.GOWRIMANOHARI[1], M.ISHWARYA NIRANJANA[2], E.ARUN KUMAR[3]**

[1]PG Student, [2]PG Student, [3]PG Student

Sri Eshwar College of Engineering, Coimbatore

[1] gowri.mano3@gmail.com, [2] ishu.niranjana@gmail.com, [3] aruncena444@gmail.com

***Abstract-*** *An adaptive method to perform dynamic voltage and frequency scheduling (DVFS) for minimizing the energy consumption of microcontroller chips. Instead of using fixed update interval, the proposed DVFS system makes use of adaptive update intervals for optimal frequency and voltage scheduling. The system is interconnected with battery, the battery is connected to the ADC and it converts analytical electrical power to digital frequency. Then the microcontroller is internally connected to the oscillator and the oscillator maintains the operating frequency level in that controller. Thus the converted digital frequency is send to the microcontroller; the controller detects the battery power level. If the battery power value is low, the operating frequency level in the microcontroller can be reduced by an oscillator .The optimization enables the system to rapidly track the workload changes so as to meet soft real-time deadlines. The technique, which can be realized with very simple hardware, is completely transparent to the application. The results of applying the method to some real application workloads demonstrate considerable power savings and fewer frequency updates compared to DVFS systems based on fixed update intervals.*

***Index Terms—Dynamic frequency scheduling, dynamic power management, dynamic voltage scheduling (DVS)***

## I. INTRODUCTION

In recent years, researchers have proposed several static and dynamic techniques to scale the operating frequency and voltage of embedded processors. These techniques address power and performance tradeoffs at either hardware (fabricated chips) [1]–[3] or software levels [4]–[9]. Software-based scheduling techniques rely on pre collected offline statistical information of different applications and adjust the voltage and frequency accordingly.

In [10], static voltage-scheduling techniques for intra-task voltage-scheduling in hard real-time tasks based on the execution profile of the tasks are presented. The optimal intra-task voltage/frequency scheduling for single task real-time systems is found in [11]. The technique used statistical workload information. Both of these works use static voltage scaling approaches. A quasi-static voltage scaling proposed in [12] considers worst-case execution times (WCET) to guarantee the fulfillment of deadline constraints. In reality, the actual execution times of the tasks, for most of the cases, are shorter than their WCETs and may vary by up to 87% relative to the measured WCET execution times in the cases of real-world embedded tasks [13]. In order to track the dynamic changes of the workload and reduce the power consumption accordingly.

It is essential to dynamically adjust the voltage during the application run-time. The researchers in [14] and [15] have proposed power management approaches which track the critical path changes and consider the impact of process variations. There are also feedback-based online dynamic voltage and frequency scheduling (DVFS) solutions that dynamically control the clock frequency and supply voltage considering the real operating conditions of the underlying processing hardware [16]–[19]. Traditional feedback-based hardware modules for online voltage scaling such as [19] and [20] are computationally expensive, and can hamper the possible energy savings. In this paper we propose an adaptive DVFS method with low area and power overhead to overcome the hardware complexity of online methods.

The proposed DVFS not only scale the frequency and voltage to a nearly optimum value, but also reduce the frequency and voltage update rates considering both power consumption and system responsiveness. In Section II, we briefly review the related works while Section III explains the proposed frequency adjustment algorithm the results are discussed in Section IV. Finally, the summary and conclusion are given in Section V.

## II. RELATED WORKS

In this section, we briefly review some of the hardware-based DVFS systems which are most relevant to our proposed scheme. A DVFS method that dynamically controls the clock frequency and supply voltage with a fixed update interval is proposed in [16]. Fixed interval dynamic voltage scheduling (DVS) scheme for multiple clock domain processors has also been presented in [17]. The online DVS method proposed in [19], exploits a scheduling algorithm based on fixed update intervals. The Razor DVS technique [4] uses a delay-error tolerant flip-flop for scaling the supply voltage to minimum allowed value for a given frequency. This method also works based on fixed update intervals. An online hardware-based DVFS scheme for dynamically selecting operating frequencies and voltages in multiprocessor globally asynchronous locally synchronous (GALS) systems is proposed in [20]. This DVFS approach monitors the application workload at predefined times called Tsample and scales frequency and voltage values accordingly. The frequency prediction algorithm of this method exploits multipliers and dividers which complicate the hardware realization of this DVFS.

All of these work use fixed update intervals for scheduling voltage and frequency. The optimum value of the fixed update interval strictly depends on the application and patterns of the workloads. Therefore, the value of fixed interval should be carefully tuned for different applications. Fixed update interval DVFS methods can be used when the behavior of the application is predictable for various applications and input conditions and the worst-case behavior is not very different from the average-case behavior. In this system adaptive update intervals are used to predict the frequency and voltage.

## III. FREQUENCY SCHEDULING METHODS

In DVFS algorithms, the supply voltage is adaptively adjusted based on the predicted frequency. Therefore, one of the major challenges of DVFS systems is how to determine the optimal working frequency without violating the deadlines. This can be assured by following a simple conservative rule, which states that the processing of the current workload must be finished prior to the arrival of the next workload. In this way, we may consider the arrival time of the next workload as an effective deadline for the current workload in soft real time applications. Knowing the effective deadline for each workload, the frequency maybe adjusted to the lowest required value.

The importance of the effective deadline in the frequency adjustment is shown in [21] by considering greedy and deadline-aware frequency scheduling policies. The frequency scheduling circuitry presented in [16] exploits an activity monitor and counts the number of idle cycles of the processor in fixed update intervals. When the number of idle cycles in an interval exceeds a threshold value, the frequency is lowered; otherwise, the frequency is increased or held steady. The frequency update rate in [16] directly depends on the value of the fixed interval, i.e., larger values for the interval lead to lower rates of the frequency changes, and hence, a weaker workload tracking ability. On the other hand, choosing small values for the fixed interval leads to unnecessary frequency and voltage updates.

**Proposed Frequency Scheduling Method**

An adaptive method to perform dynamic voltage and frequency scheduling (DVFS) for minimizing the energy consumption of microcontroller chips is presented. Instead of using fixed update interval, the proposed DVFS system makes use of adaptive update intervals for optimal frequency and voltage scheduling. The system is interconnected with lead acid battery, the battery is connected to the Analog to Digital Converter (ADC) and it converts analytical electrical power to digital frequency.




Fig.1.Block Diagram of the System

Then the microcontroller is internally connected to the oscillator and the oscillator maintains the operating frequency level in that controller. Thus the converted digital frequency is send to the microcontroller; the controller detects the battery power level. If the battery power value is low, the operating frequency level in the microcontroller can be reduced by an oscillator .Then the frequency variation across the voltage is shown using LCD display. The optimization enables the system to rapidly track the workload changes so as to meet soft real-time deadlines.

 

# IV. SIMULATION AND ITS RESULT



Fig.2. DVFS Simulation



Figure.3. Input voltage waveform



Figure.4. Output waveform

 

## V. CONCLUSION

In this work, an efficient and adaptive update interval method for dynamic voltage and frequency management was proposed. Thus system with adaptive update intervals has advantages such as highly reliable system, reduction in heat dissipation, high energy efficiency and increase in the access time of the device. The results showed that the proposed adaptive interval DVFS technique could save power more with fewer frequency updates as compared to the fixed interval DVFS systems.

## REFERENCES

[1] B. C. Mochocki, X. S. Hu, and G. Quan, “A unified approach tovariable voltage scheduling for nonideal DVS processors,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 23, no. 9, pp. 1370–1377, Sep. 2004.
[2] S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, “A self-tuning DVS processor using delay-error detection and correction,” IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 792–804, Apr. 2006.
[3] K. Choi, R. Soma, and M. Pedram, “Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 24, no. 1, pp.18–28, Jan. 2005.
[4] T. Burd, T. Pering, T. Stratakos, and R. W. Brodersen, “A dynamic voltage scaled microprocessor system,” IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 294–295, Feb. 2000.
[5] K. J. Nowka, G. D. Carpenter, E. W. MacDonald, H. C. Ngo, B. C. Brock, K. I. Ishii, T. Y. Nguyen, and J. L. Burns, “A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling,” IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1441–1447, Nov. 2002.
[6] K. Flautner, D. Flynn, D. Roberts, and D. I. Patel, “IEM926: An energy efficient SoC with dynamic voltage scaling,” in Proc. Des., Autom. Test Euro. Feb. 2004, pp. 324–329.
[7] J. R. Lorch and A. J. Smith, “PACE: A new approach to dynamic voltage scaling,” IEEE Trans. Comput., vol. 53, no. 7, pp. 856–869, Jul. 2004.
[8] M. Marinoni and G. Buttazzo, “Elastic DVS management in processors with discrete voltage/frequency modes,” IEEE Trans. Ind. Inform., vol. 3, no. 1, pp. 51–56, Feb. 2007.
[9] S. Liu, Q. Qiu, and Q. Wu, “Energy aware dynamic voltage and frequency selection for real-time systems with energy harvesting,” in Proc. Des., Autom. Test Euro., 2008, pp. 236–241.
[10] J. Seo, T. Kim, and J. Lee, “Optimal intratask dynamic Voltage-Scaling technique and its practical extensions,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 25, no. 1, pp. 47–57, Jan. 2006.
[11] Z. Lu, Y. Zhang, M. Stan, J. Lach, and K. Skadron, “Procrastinating voltage scheduling with discrete frequency sets,” in Proc. Des., Autom. Test Euro., 2006, pp. 456–461.
[12] A. Andrei, M. Schmitz, P. Eles, Z. Peng, and B. M. Al Hashimi, “Quasistatic voltage scaling for energy minimization with time constraints,” in Proc. Des. Autom. Test Euro., 2005, pp. 514–519.
[13] J. Wegener and F. Mueller, “A comparison of static analysis and evolutionary testing for the verification of timing constraints,” Real-Time Syst., vol. 21, no. 3, pp. 241–268, Nov. 2001.
[14] M. Elgebaly and M. Sachdev, “Variation-Aware adaptive voltage scaling system,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 5, pp. 560–571, May 2007.
[15] S. Chandra, K. Lahiri, A. Raghunathan, and S. Dey, “Variation-tolerant dynamic power management at the system-level,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 9, pp. 1220–1232, Sep. 2009.
[16] M. Nakai, S. Akui, K. Seno, T. Meguro, T. Seki, T. Kondo, A. Hashiguchi, H. Kawahara, K. Kumano, and M. Shimura, “Dynamic voltage and frequency management for a Low-Power embedded microprocessor,”IEEE. J. Solid-State Circuits, vol. 40, no. 1, pp. 28–35,Jan. 2005.
[17] S. Herbert and D. Marculescu, “Analysis of dynamic voltage/frequency scaling in chip-multiprocessors,” in Proc. Low Power Electron. Des, Aug. 2007, pp. 38–43.
[18] J. Rabaey, Low-Power Design Essentials. New York: Springer, 2009.

 

[19] Q. Wu, P. Juang, M. Martonosi, and D. W. Clark, "Formal online methods for voltage/frequency control in multiple clock domain microprocessors," in Proc. ASPLOS-XI, Oct. 2004, pp. 248–259.
[20] P. Choudhary and D. Marculescu, "Power management of voltage/frequency Island-based systems using hardware-based methods," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 3, pp. 427–438, Mar. 2009.
[21] M. Najibi, M. E. Salehi, A. Afzali Kusha, M. Pedram, S. M. Fakhraie, and H. Pedram, "Dynamic voltage and frequency management based on variable update intervals for frequency setting," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., Nov. 2006, pp. 775–760.

## AUTHORS

1. Ms. R. Gowrimanohari received Bachelor of Engineering degree in Electronics and Communication Engineering in TamilNadu College of Engineering, Coimbatore in 2013. She is currently pursuing Master of Engineering degree in VLSI Design in Sri Eshwar College of Engineering under Anna University, Chennai, India. Her areas of interest are Embedded and Low Power VLSI.

2. Ms. M. Ishwarya Niranjana received Bachelor of Engineering degree in Electronics and Communication Engineering in P.A College of Engineering and Technology, Pollachi in 2013. She is currently pursuing Master of Engineering degree in VLSI Design in Sri Eshwar College of Engineering under Anna University, Chennai, India. Her areas of interest are Image Processing and Low Power Vlsi.

3. Mr. E.Arunkumar received Bachelor of Engineering degree in Electronics and Communication Engineering in P.A College of Engineering and Technology, Pollachi in 2013. He is currently pursuing Master of Engineering degree in VLSI Design in Sri Eshwar College of Engineering under Anna University, Chennai, India. His areas of interest are Image Processing and Testing of Vlsi Circuits.